{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":664269813,"defaultBranch":"main","name":"Duplex-UART-System-Verilog","ownerLogin":"ayush-agarwal-0502","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-07-09T12:59:59.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/86561124?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1688907679.0","currentOid":""},"activityList":{"items":[{"before":"a3a1ade80081b3c00bfa9a5bf02ac096ddc7e67a","after":"06459fd0db83a8127f6a4123757b32ffd9723cbb","ref":"refs/heads/main","pushedAt":"2023-07-09T13:16:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"ayush-agarwal-0502","name":"Ayush Agarwal ","path":"/ayush-agarwal-0502","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86561124?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"d50619502b9c794e5c16cd7c871a0e0ace04517e","after":"a3a1ade80081b3c00bfa9a5bf02ac096ddc7e67a","ref":"refs/heads/main","pushedAt":"2023-07-09T13:03:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"ayush-agarwal-0502","name":"Ayush Agarwal ","path":"/ayush-agarwal-0502","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86561124?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":"f4c6eff821a207c3fd92a07e4d5c36b2a9a4dde1","after":"d50619502b9c794e5c16cd7c871a0e0ace04517e","ref":"refs/heads/main","pushedAt":"2023-07-09T13:01:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"ayush-agarwal-0502","name":"Ayush Agarwal ","path":"/ayush-agarwal-0502","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86561124?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":null,"after":"f4c6eff821a207c3fd92a07e4d5c36b2a9a4dde1","ref":"refs/heads/main","pushedAt":"2023-07-09T12:59:59.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"ayush-agarwal-0502","name":"Ayush Agarwal ","path":"/ayush-agarwal-0502","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86561124?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADUbI5PQA","startCursor":null,"endCursor":null}},"title":"Activity · ayush-agarwal-0502/Duplex-UART-System-Verilog"}