{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"riscv-vp-plusplus","owner":"ics-jku","isFork":false,"description":"RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":2,"starsCount":21,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T11:38:38.204Z"}},{"type":"Public","name":"GUI-VP_Kit","owner":"ics-jku","isFork":false,"description":"Quick-to-create and easy-to-use platform for experimentation with Linux on the open-source SystemC RISC-V based virtual prototype GUI-VP","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-28T17:52:28.571Z"}},{"type":"Public","name":"instruction-decoder","owner":"ics-jku","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-20T13:23:07.498Z"}},{"type":"Public","name":"wal","owner":"ics-jku","isFork":false,"description":"WAL enables programmable waveform analysis.","allTopics":["hardware","verification","eda","rtl"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":6,"starsCount":121,"forksCount":18,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-25T11:11:45.567Z"}},{"type":"Public","name":"wal-cache-analysis","owner":"ics-jku","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"F*","color":"#572e30"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-12T12:19:40.693Z"}},{"type":"Public","name":".github","owner":"ics-jku","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-11T12:27:45.054Z"}},{"type":"Public","name":"fsyn","owner":"ics-jku","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-02T16:13:40.569Z"}},{"type":"Public","name":"goldcrest-microcode-verification","owner":"ics-jku","isFork":false,"description":"Verification of RISC-V microcode based on SUBLEQ","allTopics":["smt","formal-verification","risc-v","subleq","oisc"],"primaryLanguage":{"name":"Racket","color":"#3c5caa"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-02T20:42:44.408Z"}},{"type":"Public","name":"GUI-VP","owner":"ics-jku","isFork":false,"description":"GUI-VP is a greatly extended and improved open-source RISC-V VP that enables the simulation of interactive graphical Linux applications.","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-30T16:01:40.161Z"}},{"type":"Public","name":"mt-graphlib-framework","owner":"ics-jku","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-30T09:42:54.840Z"}},{"type":"Public","name":"pylibfst","owner":"ics-jku","isFork":true,"description":"Handle Fast Signal Traces (fst) in Python","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-17T12:25:56.737Z"}},{"type":"Public","name":"spinalfuzz","owner":"ics-jku","isFork":false,"description":"Fuzzing for SpinalHDL","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-10T10:32:02.050Z"}},{"type":"Public","name":"goldcrest-vp","owner":"ics-jku","isFork":false,"description":"A RISC-V VP with SUBLEQ microcode","allTopics":["risc-v","subleq","oisc","virtual-prototyping"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-29T10:30:26.168Z"}},{"type":"Public","name":"venus","owner":"ics-jku","isFork":true,"description":"RISC-V instruction set simulator built for education","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":51,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-11T08:14:28.302Z"}},{"type":"Public","name":"RVVRadar","owner":"ics-jku","isFork":true,"description":"RVVRadar is a framework to support the programmer over the four major steps of development, verification, measurement and evaluation during the vectorization process of algorithms for the RISC-V Vector extension (RVV).","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-08T10:10:39.338Z"}},{"type":"Public","name":"epex-formal-rv32-model","owner":"ics-jku","isFork":false,"description":"A RISC-V RV32 model ready for SMT program synthesis.","allTopics":["verification","program-synthesis","smt-solver","risc-v"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-23T13:24:56.673Z"}}],"repositoryCount":16,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"ics-jku repositories"}