{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"verilogutils","owner":"verilogcodesarchive","isFork":false,"description":"","allTopics":["pipeline","verilog","verilog-hdl","verilog-components","button-debounce","verilog-codes","verilog-modules","comprator","comprator-3bit","comprator-8bit","cordic-cir","cordic-hyp","div-pipelined","pipeline-registers","ram-infer","sign-extender"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-28T18:31:20.294Z"}}],"repositoryCount":1,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"verilogcodesarchive repositories"}