GitHub - sujoyyyy/VLSI: Lab work for VLSI for computer science. It formalizes the notion of hierarchical design of Integrated Circuits and abstracts the notion of design of integrated circuits.

sujoyyyy / VLSI Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

Lab work for VLSI for computer science. It formalizes the notion of hierarchical design of Integrated Circuits and abstracts the notion of design of integrated circuits.

2 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 34 Commits
Magic_tcl files		Magic_tcl files
Verilog_codes		Verilog_codes
.gitattributes		.gitattributes

About

Lab work for VLSI for computer science. It formalizes the notion of hierarchical design of Integrated Circuits and abstracts the notion of design of integrated circuits.

magic simulation verilog xilinx cmos vlsi-circuits spice-simulation

Activity

2 stars

1 watching

0 forks

Report repository