-
Notifications
You must be signed in to change notification settings - Fork 6
/
arm.h
113 lines (99 loc) · 3.53 KB
/
arm.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
/*
* File: arm.h
*
* Additional ARM opcodes.
*
* 2020 (c) Oleg Burdaev
* mailto: [email protected]
*
*/
#pragma once
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t smmul(int32_t op1, int32_t op2)
{
register int32_t result;
__asm__ volatile ("smmul %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t smlawb(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("smlawb %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t smlawt(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("smlawt %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t smulwb(int32_t op1, int32_t op2)
{
register int32_t result;
__asm__ volatile ("smulwb %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t smulwt(int32_t op1, int32_t op2)
{
register int32_t result;
__asm__ volatile ("smulwt %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
return result;
}
#define smlal(a,b,c,d) __asm__ volatile ("smlal %0, %1, %2, %3" : "+r" (a), "+r" (b) : "r" (c), "r" (d))
#define tbb(a,b) __asm__ volatile ("tbb [%0, %1]" : : "r" (a), "r" (b))
#define tbb_pc(a) __asm__ volatile ("tbb [pc, %0]" : : "r" (a))
#define tbh(a,b) __asm__ volatile ("tbh [%0, %1, lsl #1]" : : "r" (a), "r" (b))
#define tbh_pc(a) __asm__ volatile ("tbh [pc, %0, lsl #1]" : : "r" (a))
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t usat_asr(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("usat %0, %1, %2, asr %3" : "=r" (result) : "i" (op1), "r" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t usat_lsl(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("usat %0, %1, %2, lsl %3" : "=r" (result) : "i" (op1), "r" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t ldr_lsl(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("ldr %0, [%1, %2, lsl %3]" : "=r" (result) : "r" (op1), "r" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t ldrh_lsl(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("ldrh %0, [%1, %2, lsl %3]" : "=r" (result) : "r" (op1), "r" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t ldrsh_lsl(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("ldrsh %0, [%1, %2, lsl %3]" : "=r" (result) : "r" (op1), "r" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t sbfx(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("sbfx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "i" (op2), "i" (op3));
return result;
}
static inline __attribute__((always_inline, optimize("Ofast")))
int32_t ubfx(int32_t op1, int32_t op2, int32_t op3)
{
register int32_t result;
__asm__ volatile ("ubfx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "i" (op2), "i" (op3));
return result;
}