-
Notifications
You must be signed in to change notification settings - Fork 1
/
fpDiv.vhd
2907 lines (2871 loc) · 127 KB
/
fpDiv.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
-- megafunction wizard: %ALTFP_DIV%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: altfp_div
-- ============================================================
-- File Name: fpDiv.vhd
-- Megafunction Name(s):
-- altfp_div
--
-- Simulation Library Files(s):
--
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 13.1.0 Build 162 10/23/2013 SJ Web Edition
-- ************************************************************
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
--(including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
--altfp_div CBX_AUTO_BLACKBOX="ALL" DENORMAL_SUPPORT="NO" DEVICE_FAMILY="Cyclone IV GX" OPTIMIZE="SPEED" PIPELINE=14 REDUCED_FUNCTIONALITY="NO" WIDTH_EXP=8 WIDTH_MAN=23 clock dataa datab result
--VERSION_BEGIN 13.1 cbx_altbarrel_shift 2013:10:23:18:05:48:SJ cbx_altfp_div 2013:10:23:18:05:48:SJ cbx_altsyncram 2013:10:23:18:05:48:SJ cbx_cycloneii 2013:10:23:18:05:48:SJ cbx_lpm_abs 2013:10:23:18:05:48:SJ cbx_lpm_add_sub 2013:10:23:18:05:48:SJ cbx_lpm_compare 2013:10:23:18:05:48:SJ cbx_lpm_decode 2013:10:23:18:05:48:SJ cbx_lpm_divide 2013:10:23:18:05:48:SJ cbx_lpm_mult 2013:10:23:18:05:48:SJ cbx_lpm_mux 2013:10:23:18:05:48:SJ cbx_mgl 2013:10:23:18:06:54:SJ cbx_padd 2013:10:23:18:05:48:SJ cbx_stratix 2013:10:23:18:05:48:SJ cbx_stratixii 2013:10:23:18:05:48:SJ cbx_stratixiii 2013:10:23:18:05:48:SJ cbx_stratixv 2013:10:23:18:05:48:SJ cbx_util_mgl 2013:10:23:18:05:48:SJ VERSION_END
--altfp_div_pst CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone IV GX" FILE_NAME="fpDiv.vhd:a" PIPELINE=14 WIDTH_EXP=8 WIDTH_MAN=23 aclr clk_en clock dataa datab result
--VERSION_BEGIN 13.1 cbx_altbarrel_shift 2013:10:23:18:05:48:SJ cbx_altfp_div 2013:10:23:18:05:48:SJ cbx_altsyncram 2013:10:23:18:05:48:SJ cbx_cycloneii 2013:10:23:18:05:48:SJ cbx_lpm_abs 2013:10:23:18:05:48:SJ cbx_lpm_add_sub 2013:10:23:18:05:48:SJ cbx_lpm_compare 2013:10:23:18:05:48:SJ cbx_lpm_decode 2013:10:23:18:05:48:SJ cbx_lpm_divide 2013:10:23:18:05:48:SJ cbx_lpm_mult 2013:10:23:18:05:48:SJ cbx_lpm_mux 2013:10:23:18:05:48:SJ cbx_mgl 2013:10:23:18:06:54:SJ cbx_padd 2013:10:23:18:05:48:SJ cbx_stratix 2013:10:23:18:05:48:SJ cbx_stratixii 2013:10:23:18:05:48:SJ cbx_stratixiii 2013:10:23:18:05:48:SJ cbx_stratixv 2013:10:23:18:05:48:SJ cbx_util_mgl 2013:10:23:18:05:48:SJ VERSION_END
LIBRARY altera_mf;
USE altera_mf.all;
LIBRARY lpm;
USE lpm.all;
--synthesis_resources = altsyncram 1 lpm_add_sub 4 lpm_compare 1 lpm_mult 5 mux21 74 reg 847
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY fpDiv_altfp_div_pst_bve IS
PORT
(
aclr : IN STD_LOGIC := '0';
clk_en : IN STD_LOGIC := '1';
clock : IN STD_LOGIC;
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
);
END fpDiv_altfp_div_pst_bve;
ARCHITECTURE RTL OF fpDiv_altfp_div_pst_bve IS
SIGNAL wire_altsyncram3_q_a : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL a_is_infinity_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_a_is_infinity_dffe_1_w_lg_q318w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL a_is_infinity_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_is_infinity_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_a_zero_b_not_dffe_1_w_lg_q326w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL a_zero_b_not_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL a_zero_b_not_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b1_dffe_0 : STD_LOGIC_VECTOR(33 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL b1_dffe_1 : STD_LOGIC_VECTOR(33 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_b_is_infinity_dffe_1_w_lg_q325w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL b_is_infinity_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL b_is_infinity_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL both_exp_zeros_dffe : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_divbyzero_pipe_dffe_1_w_lg_q317w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL divbyzero_pipe_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL divbyzero_pipe_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL e1_dffe_0 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL e1_dffe_1 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL e1_dffe_perf_0 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL e1_dffe_perf_1 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL e1_dffe_perf_2 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL e1_dffe_perf_3 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_0 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_1 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_10 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_11 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_2 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_3 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_4 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_5 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_6 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_7 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_8 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL exp_result_dffe_9 : STD_LOGIC_VECTOR(7 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL frac_a_smaller_dffe1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL man_a_dffe1_dffe1 : STD_LOGIC_VECTOR(22 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL man_b_dffe1_dffe1 : STD_LOGIC_VECTOR(22 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL man_result_dffe : STD_LOGIC_VECTOR(22 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_nan_pipe_dffe_1_w_lg_q308w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL nan_pipe_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL nan_pipe_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL over_under_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL q_partial_perf_dffe_0 : STD_LOGIC_VECTOR(33 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL wire_q_partial_perf_dffe_0_w_q_range373w : STD_LOGIC_VECTOR (16 DOWNTO 0);
SIGNAL q_partial_perf_dffe_1 : STD_LOGIC_VECTOR(33 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL wire_q_partial_perf_dffe_1_w_lg_w_q_range407w408w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_lg_w_q_range410w411w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_lg_w_q_range413w414w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_lg_w_q_range416w417w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_q_range407w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_q_range410w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_q_range413w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_q_partial_perf_dffe_1_w_q_range416w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL quotient_j_dffe : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL quotient_k_dffe_0 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL quotient_k_dffe_perf_0 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL quotient_k_dffe_perf_1 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL quotient_k_dffe_perf_2 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL quotient_k_dffe_perf_3 : STD_LOGIC_VECTOR(16 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL remainder_j_dffe_0 : STD_LOGIC_VECTOR(49 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL remainder_j_dffe_1 : STD_LOGIC_VECTOR(49 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL remainder_j_dffe_perf_0 : STD_LOGIC_VECTOR(49 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL remainder_j_dffe_perf_1 : STD_LOGIC_VECTOR(49 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL remainder_j_dffe_perf_2 : STD_LOGIC_VECTOR(49 DOWNTO 0)
-- synopsys translate_off
:= (OTHERS => '0')
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_0 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_1 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_10 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_11 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_12 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_13 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_2 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_3 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_4 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_5 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_6 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_7 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_8 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL sign_pipe_dffe_9 : STD_LOGIC
-- synopsys translate_off
:= '0'
-- synopsys translate_on
;
SIGNAL wire_bias_addition_overflow : STD_LOGIC;
SIGNAL wire_bias_addition_result : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL wire_exp_sub_result : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL wire_quotient_process_dataa : STD_LOGIC_VECTOR (30 DOWNTO 0);
SIGNAL wire_quotient_process_datab : STD_LOGIC_VECTOR (30 DOWNTO 0);
SIGNAL wire_quotient_process_result : STD_LOGIC_VECTOR (30 DOWNTO 0);
SIGNAL wire_quotient_process_w_result_range425w : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL wire_remainder_sub_0_dataa : STD_LOGIC_VECTOR (49 DOWNTO 0);
SIGNAL wire_remainder_sub_0_result : STD_LOGIC_VECTOR (49 DOWNTO 0);
SIGNAL wire_cmpr2_alb : STD_LOGIC;
SIGNAL wire_a1_prod_datab : STD_LOGIC_VECTOR (9 DOWNTO 0);
SIGNAL wire_a1_prod_result : STD_LOGIC_VECTOR (34 DOWNTO 0);
SIGNAL wire_b1_prod_w_lg_w_result_range358w359w : STD_LOGIC_VECTOR (16 DOWNTO 0);
SIGNAL wire_b1_prod_datab : STD_LOGIC_VECTOR (9 DOWNTO 0);
SIGNAL wire_b1_prod_result : STD_LOGIC_VECTOR (33 DOWNTO 0);
SIGNAL wire_b1_prod_w_result_range358w : STD_LOGIC_VECTOR (16 DOWNTO 0);
SIGNAL wire_q_partial_0_result : STD_LOGIC_VECTOR (33 DOWNTO 0);
SIGNAL wire_q_partial_1_result : STD_LOGIC_VECTOR (33 DOWNTO 0);
SIGNAL wire_remainder_mult_0_result : STD_LOGIC_VECTOR (50 DOWNTO 0);
SIGNAL wire_exp_result_muxa_dataout : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL wire_man_a_adjusteda_dataout : STD_LOGIC_VECTOR(24 DOWNTO 0);
SIGNAL wire_man_result_muxa_dataout : STD_LOGIC_VECTOR(22 DOWNTO 0);
SIGNAL wire_select_bias_2a_dataout : STD_LOGIC_VECTOR(8 DOWNTO 0);
SIGNAL wire_select_biasa_dataout : STD_LOGIC_VECTOR(8 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_lg_w_lg_bias_addition_overf_w304w305w306w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w322w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_lg_bias_addition_overf_w304w305w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_lg_bias_addition_overf_w304w312w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w302w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range262w286w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range265w288w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range268w290w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range271w292w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range274w294w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range277w296w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range280w298w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range11w18w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range21w28w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range31w38w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range41w48w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range51w58w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range61w68w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range71w78w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range14w20w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range24w30w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range34w40w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range44w50w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range54w60w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range64w70w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range74w80w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_exp_a_all_one_w_range77w222w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_exp_add_output_all_one_range297w321w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_exp_b_all_one_w_range79w224w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_exp_b_not_zero_w_range75w256w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_a_is_infinity_w233w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_a_is_nan_w234w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_bias_addition_overf_w304w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_exp_sign_w303w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_exp_a_not_zero_w_range72w227w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_man_a_not_zero_w_range214w221w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_man_b_not_zero_w_range217w223w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_lg_w_lg_bias_addition_overf_w299w300w301w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_lg_bias_addition_overf_w299w300w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_bias_addition_overf_w323w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_bias_addition_overf_w299w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range262w264w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range265w267w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range268w270w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range271w273w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range274w276w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range277w279w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_bias_addition_w_range280w282w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range141w143w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range147w149w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range153w155w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range159w161w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range165w167w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range171w173w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range177w179w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range183w185w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range189w191w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range195w197w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range87w89w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range201w203w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range207w209w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range213w215w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range11w13w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range21w23w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range31w33w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range41w43w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range51w53w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range61w63w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range93w95w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range71w73w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range99w101w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range105w107w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range111w113w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range117w119w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range123w125w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range129w131w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_dataa_range135w137w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range144w146w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range150w152w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range156w158w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range162w164w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range168w170w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range174w176w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range180w182w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range186w188w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range192w194w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range198w200w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range90w92w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range204w206w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range210w212w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range216w218w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range14w16w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range24w26w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range34w36w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range44w46w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range54w56w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range64w66w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range96w98w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range74w76w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range102w104w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range108w110w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range114w116w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range120w122w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range126w128w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range132w134w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_lg_w_datab_range138w140w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL a_is_infinity_w : STD_LOGIC;
SIGNAL a_is_nan_w : STD_LOGIC;
SIGNAL a_zero_b_not : STD_LOGIC;
SIGNAL b1_dffe_w : STD_LOGIC_VECTOR (33 DOWNTO 0);
SIGNAL b_is_infinity_w : STD_LOGIC;
SIGNAL b_is_nan_w : STD_LOGIC;
SIGNAL bias_addition_overf_w : STD_LOGIC;
SIGNAL bias_addition_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL both_exp_zeros : STD_LOGIC;
SIGNAL e0_dffe1_wo : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL e0_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL e1_w : STD_LOGIC_VECTOR (50 DOWNTO 0);
SIGNAL exp_a_all_one_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_a_not_zero_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_add_output_all_one : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_add_output_not_zero : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_b_all_one_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_b_not_zero_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_result_mux_out : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_result_mux_sel_w : STD_LOGIC;
SIGNAL exp_result_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL exp_sign_w : STD_LOGIC;
SIGNAL exp_sub_a_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL exp_sub_b_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL exp_sub_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL frac_a_smaller_dffe1_wi : STD_LOGIC;
SIGNAL frac_a_smaller_dffe1_wo : STD_LOGIC;
SIGNAL frac_a_smaller_w : STD_LOGIC;
SIGNAL guard_bit : STD_LOGIC;
SIGNAL man_a_adjusted_w : STD_LOGIC_VECTOR (24 DOWNTO 0);
SIGNAL man_a_dffe1_wi : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_a_dffe1_wo : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_a_not_zero_w : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_b_adjusted_w : STD_LOGIC_VECTOR (23 DOWNTO 0);
SIGNAL man_b_dffe1_wi : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_b_dffe1_wo : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_b_not_zero_w : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_result_dffe_wi : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_result_dffe_wo : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_result_mux_select : STD_LOGIC;
SIGNAL man_result_w : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL man_zeros_w : STD_LOGIC_VECTOR (22 DOWNTO 0);
SIGNAL overflow_ones_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL overflow_underflow : STD_LOGIC;
SIGNAL overflow_w : STD_LOGIC;
SIGNAL quotient_accumulate_w : STD_LOGIC_VECTOR (61 DOWNTO 0);
SIGNAL quotient_process_cin_w : STD_LOGIC;
SIGNAL remainder_j_w : STD_LOGIC_VECTOR (99 DOWNTO 0);
SIGNAL round_bit : STD_LOGIC;
SIGNAL select_bias_out_2_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL select_bias_out_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL sticky_bits : STD_LOGIC_VECTOR (4 DOWNTO 0);
SIGNAL underflow_w : STD_LOGIC;
SIGNAL underflow_zeros_w : STD_LOGIC_VECTOR (7 DOWNTO 0);
SIGNAL value_add_one_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL value_normal_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL value_zero_w : STD_LOGIC_VECTOR (8 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range262w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range265w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range268w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range271w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range274w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range277w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_bias_addition_w_range280w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range141w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range147w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range153w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range159w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range165w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range171w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range177w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range183w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range189w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range195w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range87w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range201w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range207w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range213w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range11w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range21w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range31w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range41w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range51w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range61w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range93w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range71w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range99w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range105w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range111w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range117w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range123w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range129w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_dataa_range135w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range144w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range150w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range156w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range162w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range168w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range174w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range180w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range186w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range192w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range198w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range90w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range204w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range210w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range216w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range14w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range24w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range34w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range44w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range54w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range64w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range96w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range74w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range102w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range108w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range114w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range120w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range126w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range132w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_datab_range138w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_e1_w_range360w : STD_LOGIC_VECTOR (16 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_e1_w_range368w : STD_LOGIC_VECTOR (16 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range7w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range17w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range27w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range37w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range47w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range57w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range67w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_all_one_w_range77w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range2w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range12w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range22w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range32w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range42w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range52w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range62w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_a_not_zero_w_range72w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range283w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range285w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range287w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range289w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range291w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range293w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range295w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_all_one_range297w : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL wire_altfp_div_pst1_w_exp_add_output_not_zero_range260w : STD_LOGIC_VECTOR (0 DOWNTO 0);