CMOS INVERTER DESIGN AND LAYOUT USING CADENCE VIRTUOSO
-
Updated
Aug 31, 2024
CMOS INVERTER DESIGN AND LAYOUT USING CADENCE VIRTUOSO
Python SDK to run simulation on cadence and automate process.
Layout of 4bit Ripple Carry Adder formed using CMOS logic in gpdk180nm technology node done in Cadence Virtuoso with no DRC and LVS errors.
Performance Analysis of a 4-bit Ripple Carry Adder (RCA) formed using Static CMOS, Transmission Gate, NMOS Pass Transistor Logic at gpdk 180nm Technology node.
Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical implementation of a simplified microprocessor
A practical Introduction to simulation software's
Cadence Virtuoso Git Integration written in SKILL++, forked from rbennell-gh/cdsgit_lfs, and the cdsgit_lsf is forked from https://github.com/cdsgit/cdsgit
• Created a user-friendly to-do list application with features for adding, editing, and deleting tasks. • Utilized local storage to save tasks, ensuring data persistence across browser sessions
A seamless python to Cadence Virtuoso Skill interface
Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
Designed and simulated an inverter in Cadence
This repository contains a simple approach to design single stage operational amplifier using gpdk180 in Cadence Virtuoso.
This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.
Unleash the power of VLSI design! From logic gates conception through integrated circuit creation to meticulous layout design, sculpt the heart of electronic systems. Dive into a world where every nanometer matters. 🚀🔧 #VLSI #ICDesign
Software and documentation views in Cadence Virtuoso
This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Power / (fs*2ENOB).
Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.
Created AMD-Am2901 chip clone (4-bit ALU) with Cadence Virtuoso from a transistor level, manually creating datapath and generating control via CAD. Skills employed: Cadence Virtuoso, Logic (VLSI) Design, Verilog
This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, with a comparison between using an LC VCO and using a Ring VCO.
Add a description, image, and links to the cadence-virtuoso topic page so that developers can more easily learn about it.
To associate your repository with the cadence-virtuoso topic, visit your repo's landing page and select "manage topics."