Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
-
Updated
Jan 23, 2021 - C++
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
A GPT-GNN based verilog netlist partitioner for 3D IC design
Coursework of NTHU CS613500 VLSI Physical Design Automation
PowerSynth 1 Series (v1.0-v1.9) Source Code
PowerSynth 1 Series (v1.0-v1.9) Package Materials
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
Courseworks of VLSI Physical Design Automation, NTHU CS course teached by prof. Ting-Chi Wang in fall 2023
2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
🏼 Physical design C++ Code
This is the PowerSynth backend with the command line interface (CLI)
This is the cross-platform PowerSynth 2 front end based on QT
This contains the materials for the PowerSynth 2 release package excluding the source code
Add a description, image, and links to the physical-design-automation topic page so that developers can more easily learn about it.
To associate your repository with the physical-design-automation topic, visit your repo's landing page and select "manage topics."