Skip to content

JavadZandiyeh/AUT-LD-Lab

Repository files navigation

Logic Design Lab Projects

This repo contains my Logic Circuit Lab Projects
Each session's project will be pushed here
Tools we will work with are :

  • ISE : to code verilog
  • Proteus : for making schematic circuits

Note : the first three projects will be done with Proteus and others with ISE
Note : after doing 10 project we have a final project too, which consist of 2 fazes (7 modules)
github page of course : https://github.com/aut-ce/CE202-LC-Lab-Manual
aparat page of course : https://www.aparat.com/v/4teci

Releases

No releases published

Packages

No packages published