Skip to content
This repository has been archived by the owner on Oct 7, 2022. It is now read-only.

University Project for "Electronics and Communication Systems" course (MSc Computer Engineering @ University of Pisa). VHDL design and logical synthesis of a convolutional code generator.

License

Notifications You must be signed in to change notification settings

RiccardoSagramoni/convolutional-code-generator

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

20 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Convolutional Code Generator

Project for the Electronics and Communications Systems course (MSc Computer Engineering @ University of Pisa).

The aim of the project was to design, simulate and synthesize an electronic cicuit which would generate convolutional codes from a given bit sequence.

The hardware description was written in VHDL, the simulation were carried out with Modelsim and the logical synthesis with Vivado.

Structure of project

.
├── diagrams    : draw.io diagrams used inside the report
├── src         : VHDL source code
├── tb          : VHDL testbenches
└── validation  : C++ simulator of a convolutional code simulator

About

University Project for "Electronics and Communication Systems" course (MSc Computer Engineering @ University of Pisa). VHDL design and logical synthesis of a convolutional code generator.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published