Design and a Verilog implementation of a pipelined RISC processor (similar to MIPS) having this custom instruction set architecture.
Check this google spreadsheet, which contains the instruction set of the processor and an assembler.
Check this block diagram, which has detailed information about the processor design (registers, signals, etc.).