This repository contains a set of examples and mini-applications that showcase FPGA programming using High-Level Synthesis Tool.
The current version targets AMD/Xilinx Vitis HLS and Vitis toolchain.
Note: This repository has a didactic purpose.
Pull requests, comments, issues are welcome!