Home

JT12: YM2612 faithful replica in Verilog

Main cells

• jt12 Contains the FM synthesizer and the CPU interface. It needs two clocks: The CPU clock and the FM clock. The FM clock must be 1/6th of the CPU clock and generated with a PLL.

Features

-Multiplexed DAC output, as well as combined output, so it can connect to high speed and low speed DACs -...

Please check my summary of the information on spritesmind here.

Check also the doc folder of the repository to find additional information.

Become a Patron!