Skip to content

Issues: riscv-software-src/riscv-tests

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

113 Open 117 Closed
113 Open 117 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Running make in riscv-test directory encounter an error
#582 opened Sep 10, 2024 by waseem-10xe
How to set the pm flag
#570 opened Jul 6, 2024 by HirunaVishwamith
[Debug] why are Spike target ISA/architecture specifiers inconsistent?
#568 opened Jul 2, 2024 by TommyMurphyTM1234
2
why the RVTEST_PASS and RVTEST_FAIL is difference between P and V
#552 opened Apr 24, 2024 by xusq123
TriggerDmode case fail，when accessing 8-9 trigger
#551 opened Apr 22, 2024 by zhajio1988
@aap-sc
2
help me analysing test pass or fail
#545 opened Mar 7, 2024 by Vinayakamk
1
debug test failed to read memory
#530 opened Jan 31, 2024 by Van2Jo
2
Test binaries are not reproducible
#529 opened Jan 30, 2024 by matthiasgoergens
2
Question: rv32mi-p-breakpoint *** FAILED *** (tohost = 2)
#527 opened Jan 26, 2024 by coolwinner
Bitmanip?
#525 opened Jan 2, 2024 by dpetrisko
2
how to use debug tools during simulation stage？
#523 opened Dec 22, 2023 by zhajio1988
5
.option rvc make the test wrong
#511 opened Oct 8, 2023 by qz5e20
Expected Behavior of rv64mi-p-illegal ISA Test
#501 opened Aug 16, 2023 by kathlenehurt-sifive
How to run ./debug/programs/interrupt.c
#500 opened Aug 14, 2023 by Shuangxie0708
1
mtvec_handler aligment
#495 opened Jul 19, 2023 by MarekPesta
debug: Fix tests so they pass/not_applicable on HiFive1
#488 opened Jun 30, 2023 by timsifive
@aap-sc
3
Fence instruction test doesn't exist
#475 opened Jun 7, 2023 by nfhktwrbq
TVM explenation in readme needs update?
#473 opened May 24, 2023 by defermelowie
[Exceptions / Failure] debug tests
#472 opened May 23, 2023 by hananyasegal1
1
Question about RVTEST_PASS and RVTEST_FAIL
#471 opened May 11, 2023 by ZhaoHaowenn
1
my own simulator
#467 opened Apr 12, 2023 by quantrpeter
1
How to run all ./debug/targets/RISC-V/*.py tests?
#457 opened Feb 20, 2023 by ibrahimq91
1
clang-17 compile error
#450 opened Jan 31, 2023 by gf91597
1
How to change the start address?
#441 opened Dec 9, 2022 by xicongye
1
[Help] How do I build tests for an rv32ima with a cross-build?
#430 opened Nov 21, 2022 by cnlohr
3
ProTip! Adding no:label will show everything without a label.