#
ip-xact
Here are 13 public repositories matching this topic...
Translates IPXACT XML to synthesizable VHDL or SystemVerilog
-
Updated
Jun 22, 2024 - Python
Import and export IP-XACT XML register models
-
Updated
Sep 3, 2024 - Python
This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
-
Updated
Aug 19, 2023 - HTML
IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino
-
Updated
Dec 11, 2019 - Verilog
Library containing various VHDL IPs
-
Updated
Jan 5, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the ip-xact topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ip-xact topic, visit your repo's landing page and select "manage topics."