Skip to content
View vincentzhang6130's full-sized avatar

Block or report vincentzhang6130

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
vincentzhang6130/README.md

Yu-Sung Chang

  • 👀 I’m interested in Digital IC Verification, Linux Kernel, ARM, Deep Learning, Computer Vision.
  • 🌱 I’m currently learning UVM.

Anurag's github stats

Pinned Loading

  1. Packet-Router-Verification Packet-Router-Verification Public

    Verilog

  2. My-First-UVM-Verification My-First-UVM-Verification Public

    SystemVerilog

  3. VSCode-User-SettingsJson VSCode-User-SettingsJson Public

    My setting.json for vscode develop environment.

    2